


SHEET#	DESCRIPTION	SHEET#	DESCRIPTION	SHEET#	DESCRIPTION
PAGE1	INDEX	PAGE34	M.2 SOCKET_WLAN_CNVi	PAGE64	IMVP8 CONTROL
PAGE2	BLOCK DIAGRAM	PAGE35	M.2 SOCKET_SSD	PAGE65	IMVP8_EN_CONTROL
PAGE3	XDP DEBUG PORT	PAGE36	AUDIO CODEC ALC233VB	PAGE66	VCORE OUTPUT DRIVE
PAGE4	CFL-S SOCKET(MISC)	PAGE37	COMBO JACK_SPEAKER	PAGE67	VCCGT OUTPUT DRIVE
PAGE5	CFL-S SOCKET(PEGDMIFDI)	PAGE38	RGBIR_HD	PAGE68	VCCSA OUTPUT DRIVE
PAGE6	CFL-S SOCKET(MEMORY CHA)	PAGE39	USB TYPE-C CONN	PAGE69	VCCIO
PAGE7	CFL-S SOCKET(MEMORY CHB)	PAGE40	SIDE USB3.1 PORTX2	PAGE70	SYS DDR4 VR
PAGE8	CFL-S SOCKET(POWER)	PAGE41	USB CHARGING	PAGE71	+2V5_VPP_S3
PAGE9	CFL-S SOCKET(GND)	PAGE42	REAR USB3.1 PORTX4	PAGE72	+5V_MM/+3V3_DSW
PAGE10	CFL-S(DECOUPLING)	PAGE43	U2 MUX FOR USB_PO AND USB DEBUG	PAGE73	+3V3_MM
PAGE11	S0ix GLUE LOGIC	PAGE44	LAN JACKSONVILLE	PAGE74	+1V_PCH_S5
PAGE12	DDR4 SO-DIMM CHANNEL A	PAGE45	SPI TPM	PAGE75	BLANK
PAGE13	DDR4 SO-DIMM CH A_POWER	PAGE46	RSMRST LOGIC	PAGE76	+3V3_S5/+5V_S5 /+3V3_S0/+5V_S0 SW
PAGE14	DDR4 SO-DIMM CHANNEL B	PAGE47	SIO_IT8738E	PAGE77	FP HD
PAGE15	DDR4 SO-DIMM CH B_POWER	PAGE48	THEM_FAN	PAGE78	Flexible IO Assign
PAGE16	PCH(DMI_PCIE_CNVI_U2_U3)	PAGE49	COM PORT	PAGE79	HOLE_HEATSINK
PAGE17	PCH (PCIE_SATA_DDC)	PAGE50	FUNCTION BUTTON	PAGE80	RESET MAP
PAGE18	PCH (CLOCK)	PAGE51	AMD R17M_PCIE	PAGE81	SMBUS MAP
PAGE19	PCH (SMBUS_MSIC.)	PAGE52	AMD R17M_MEMORY	PAGE82	CLOCK DISTRIBUTION
PAGE20	PCH (HDA_SMBUS_CLINK)	PAGE53	GPU DDR5 256MX32_1	PAGE83	DSW SEQUENCING
PAGE21	PCH(LPC_SPI_U3_C2)	PAGE54	GPU DDR5 256MX32_2	PAGE84	POWER SEQENCING
PAGE22	PCH (POWER)	PAGE55	AMD R17M-M1-70_POWER	PAGE85	POWER DELIVERY
PAGE23	PCH (GND)	PAGE56	AMD R17M-M1-70_IFP/DAC	PAGE86~93	CNL-PCH GPIO TABLE
PAGE24	SPI_BOARD ID	PAGE57	AMD R17M_XTAL_SVI2_I2C	PAGE94	PCH STRAPPING TABLE
PAGE25	DisplayPort Repeater	PAGE58	AMD R17M_TIMING CONTROL LOGIC	PAGE95	SIO GPIO TABLE
PAGE26	DP MUX TS3DV642A0R	PAGE59	AMD R17M_+3V3_+1V8_0V95_GPU_S0	PAGE96~97	SCALAR GPIO TABLE
PAGE27	DP PORT CONN/ESD	PAGE60	AMD R17M-M1-70 +VDD_GPU_S0	PAGE98	CHANGE LISTS-V0.1 TO V0.2
PAGE28	SCALAR RTD2526-CG	PAGE61	AMD R17M-M1-70 GDDR5 +1V35_GPU_S0	PAGE99	CHANGE LISTS-V0.2 TO V0.3
PAGE29	DMIC_TOUCH HD	PAGE62	DC IN		
PAGE30	LVDS CONN	PAGE63	20V to 12V		
PAGE31	LCD CONVERTER				
PAGE32	CARD READER HD				
PAGE33	SATA 3.0_CONN				

Reference	Description
CB	0.1UF_0402
CP	0.01UF_0402
CM	1UF_0603

 **Universal Scientific Industrial Co., Ltd.**

TITLE: M920z/M828z INDEX

REV: V1.0

Document Number : <Doc>


Prepared by : KERRY HUANG

SIZE : A3



Date: Tuesday, March 06, 2018


PAGE: 1 of 99


Block Diagram - M920z/M828z



CPU DEBUG CONN










www.teknisi-indonesia.com

NOTE CMD SIGNALS FOR DIFFERENT MEMORY TECHNOLOGIES:
LEFT TO RIGHT: DDR3L/LPDDR3/DDR4




NOTE CMD SIGNALS FOR DIFFERENT MEMORY TECHNOLOGIES:
LEFT TO RIGHT: DDR4/DDR3L/LPDDR3/






CPU DECOUPLING



teknisi-indonesia.com




DIMM1

CAD Note:
1. DIMM1 should have
10 mil trace width

DDR4 SO-DIMM CHANNEL A

CHANNEL A
ADDRESS : 0XA0 000

Data bit swapping within a byte lane




FOR ECC


FOR ECC

DDR4SODIMM250_RVS_ADR0206-P023 BLACK


4.0H



CAD NOTE:
PLACE RESISTORS
CLOSE TO CH. A DIMMS
ON DIMM_VREF_A




DDR4 SO-DIMM CHANNEL A




CHANNEL B
ADDRESS: 0XA4 010

M_B_DQS_DP7


	DP7	DP6	DP5	DP4	DP3	DP2	DP1	DP0
P7	M_B_DQS_DP7							
N7	M_B_DQS_DN7							
P6	M_B_DQS_DPe							
N6	M_B_DQS_DNg							
P5	M_B_DQS_DP5							
N5	M_B_DQS_DN5							



FOR ECC
+1V2_DDR4_SS




+1V2_DDR4_









M_RESET_N
C59
X_220PF_50V_NPO
NC
For Intel MOW

DDR4 SO-DIMM CHANNEL B




www.teknisi-indonesia.com





































PCH CLOCK



RTC SOURCE


10PPM 12.5PF











ME DISABLE HEADER





Strap :Flash Descriptor Security Override





HIGH:Disable ME in Manufacturing Mode






USI [®] Universal Scientific Industrial Co., Ltd.	
TITLE: M920z/M828z PCH HDA SMB_MISC.	REV: V1.0
Document Number: <Doc>	
Prepared by: KERRY HUANG	
SIZE: A3	Date: Tuesday, March 06, 2018
PAGE: 19	of 99












SPI FLASH




BOARD ID




BOARD ID MAP	ID5	ID4	ID3	ID2	ID1	ID0	
M920Z W/GPU	0	0	0	0	0	0	default
M920Z W/O GPU	0	0	0	0	0	1	
M828Z W/GPU	0	0	0	0	1	0	
	0	0	1	0	1	1	
	0	0	1	1	0	0	
	0	0	1	1	0	1	
	0	0	1	1	1	0	

DisplayPort Repeater




DPC_CAD	OA	OD	
1	DDPD_CTRLDATA	DDPD_CTRLCLK	HDMI
0	DPOUT_AUX_DN	DPOUT_AUX_DP	DP








Configuration pin for auto test and input offset cancellation, 3.3V IO, internal pull up at ~150K
In Pin Control Mode.
H: default, auto CTS test disable & input offset cancellation enable
L: auto CTS test enable & input offset cancellation enable
M: auto CTS test disable & input offset cancellation disable

CFG0: Configuration pin for automatic EQ and AUX interception; Internal pull down at ~150kΩ, 3.3V I/O.
CFG0 =
L: default, automatic EQ enable & AUX interception enable
H: automatic EQ disable & AUX interception enable
M: automatic EQ disable & AUX interception disable, no pre-emphasis, 600mVpp swing


PEQ: programmable input equalization levels; Internal pull down at ~150kΩ, 3.3V I/O.
PEQ =
L: default, LEQ, compensate channel loss up to 12dB @ HBR2
H: HEQ, compensate channel loss up to 15dB @ HBR2
M: LLEQ, compensate channel loss up to 5dB @ HBR2











FOR RGBIR DMIC -RIGHT




ONLY FOR M920Z





LM238WF2(NON-TOUCH) :Imax: 0.762A ,Irush 3A
LM238WF5(TOUCH) :Imax: 0.788A ,Irush 3A
LTM238HK06(NON-TOUCH) :Imax: 0.715A ,Irush 5A
M238HCA-L3B(NON-TOUCH) :Imax: 0.811A ,Irush 3A

Panel Backlight Brightness Control


Backlight Control Isolation



GND1 Area Power Area






	AIO M920z Panel ID define			
	FHD Touch			
	L6 Non-Touch	SS (Samsung)	L6 Touch	Innolux
Panel model	SD10L24532	SD10L24662	SD10L24533	SD10N06899
Cable PN	TBD	TBD	TBD	TBD
PIN 7	0	1	0	1
PIN 8	1	1	1	1
PIN 9	1	1	1	1
PIN 10	0	0	1	1




teknisi-indonesia.com

Backlight Enable




 Universal Scientific Industrial Co., Ltd.			
TITLE: M920z/M828z LCD CONVERTER		REV: V1.0	
Document Number : <Doc>			
Prepared by : KERRY HUANG			
SIZE : A3	Date: Tuesday, March 06, 2018	PAGE:	31 of 99


CardReader



SATA CONN
SATA 3.0




Power Connector




SATA1 Gen3


HDD




SATA2 Gen3


ODD









2.5A




NGFF KEY M SLOT1 BLACK
TYPE 2280 H=8.5mm
NOTE: set 4 X1 from FITC for M.2 RX testing




Combo Audio Jacks



FOR RGBIR/1080p Camera -TOP








USB TYPE-C CONN




A

A

REAR USB3.0 X 4






USB Debug







USB_PO_EN

	ENABLE USB POWER ON (DEFAULT)	DISENABLE USB POWER ON
S0-S3	1	1
S4-S5	1	0









Tongue Color:USB3.1 Gen1
Blue



[illegible]


OE#	S	Funtion
H	X	Disable
L	L	D(+/-) to 1D(+/-)
L	H (Default)	D(+/-) to 2D(+/-)

























42	USB_6_PO_DP		USB_6_PO_DP	R4606		X_OR	USB_6_DP_RR	R519		X_OR	USB2P_6
				0402				0402			
42	USB_6_PO_DN		USB_6_PO_DN	R4607		X_OR	USB_6_DN_RR	R521		X_OR	USB2N_6
				0402				0402			


[illegible]

UARTA_P80_EN	POST 80
L	DISABLE
H	ENABLE


ETHERNET







WOL	Status	Yellow	Green	Orange
Don't care	No Link			
Off	S3/S4/S5			
On	10Mb Inactive			
On	10Mb Active	 B		
On	100Mb Inactive			
On	100Mb Active	 B		
On	1Gb Inactive			
On	1Gb Active	 B		






DPWROK LOGIC




POWER-WELL ISOLATION CONTROL









FOR M820z




 Universal Scientific Industrial Co., Ltd.			
TITLE: M920z/M828z THERMAL_FAN		REV: V1.0	
Document Number : <Doc>			
Prepared by : KERRY HUANG			
SIZE: A3	Date: Tuesday, March 06, 2018	PAGE: 48 of 99	

SERIAL PORT 1



48-956282-01_Q4_1p45X4p5X1p5XM2.pdf


Power LED



Power LED Behavior:


- System on: On
- System in Standby
- Gradual 1s On, Gradual 1s OFF, 3s OFF
- Initial Connection of Power (e.g. via AC adaptor or AC-in) Blink 3 Times (0.25 s On/ 0.25 s Off , repeat x 3)
- System entering hibernation Blink (0.25 s On/ 0.25 s Off)
- System off OFF

HDD LED




HDD LED Behavior: Blink when HDD active

MIC MUTE LED




Mic mute LED Behavior:
ON when muted; OFF when un-muted
S3/S4/S5 will be off
Will keep last state when next reboot or re-power on
The shipping default for Mic mute led is off (after preload in MFG, Mic mute is off)

POWER button





46-005323-01

MIC MUTE button




46-005323-01



FOR GPU
HEAT PIPE SCREW HOLES




<0..31>	<32..63>	MEMORY
12	28	RAS
15	31	CAS
5	21	WE
0	16	CS
8	24	ABI
10	26	A0_A10
11	27	A1_A9
2	18	A2_BA0
1	17	A3_BA3
3	19	A4_BA2
4	20	A5_BA1
7	23	A6_A11
6	22	A7_A8
9	25	A12_RF
14	30	CKE
13	29	RESET





MF=1




MF=0









Resistor Divider Lookup Table

R_PU	R_PD	Bits[3:1]
NC	4K75	000
4K45	2K	001
4K53	2K	010
6K98	4K99	011
4K53	4K99	100
3K24	5K62	101
3K4	10K	110
4K75	NC	111

Cap. Lookup Table

Cap. Value(nF)	Bits[5:4]
680	00
82	01
10	10
NC	11

Size of the Primary Memory Apertures	ROM_CONFIG[2:0]
128MB	000
256MB	001
64MB	010
Reserved	011


Bit 5:Tx deemphasis enabled
Bit 4:The transmitter full-swing is enabled
Bit 3:N/A
Bit 2: The CLKREOB power management capability is disabled
Bit 1:PCIe GEN3 is supported.

FOR EVT

Bit 5:N/A 1
Bit 4:N/A 1
Bit 3: Disable the external BIOS ROM device.
Bit 2: N/A 0
Bit 1:N/A 0

FOR Samsung

MEMORY CONFIG	PS_3[3:1]	DESCRIPTION
MICRON 8Gb	000	MICRON-MT51J256M32HF-70-A
SAMSUNG 8Gb	001	SAMSUNG-K4G80325FB-HC28

Universal Scientific Industrial Co., Ltd.


TITLE: M820z/M820z R17M_XTAL

REV: V1.0



Document Number :

Prepared by: KERRY HUANG


SIZE: A2 Date: Tuesday, March 06, 2018 PAGE: 57 of 99



FOR EVT




+3V3_GPU_S0 DISCHARGE




+3V3_GPU_S0

Max. slew rate :50mV/us




+1V8_GPU_S0

Max. slew rate :50mV/us



+0V95_GPU_S0


Max. slew rate :50mV/us






Parameter	Value
Iout.max	1.4A
OCF set point	4A
OCF formula	IC controlled
Switching Frequency	1MHz
Input ripple current	0.69A
Output ripple current	0.55A
Choke_size(L*W*H) (mm)	4.3*4.3*2.1
Choke_Isat	3.3A
Choke_DCR	48.00mΩ
Choke_LIR	39.5%
Input capacitance	10UF_6.3V_X5R_0603*1
Output capacitance	22UF_6.3V_X5R_0805*2

Parameter	Value
Iout.max	1.4A
OCF set point	4A
OCF formula	IC controlled
Switching Frequency	1MHz
Input ripple current	0.69A
Output ripple current	0.55A
Choke_size(L*W*H) (mm)	4.3*4.3*2.1
Choke_Isat	3.3A
Choke_DCR	48.00mΩ
Choke_LIR	39.5%
Input capacitance	10UF_6.3V_X5R_0603*1
Output capacitance	22UF_6.3V_X5R_0805*2

USI® Universal Scientific Industrial Co., Ltd.		
TITLE:	M920z/M828z	REV:
	R17M +3V +1V8 +0V95_GPU_S0	V1.0
Document Number:	<Doc>	
Prepared by:	KERRY HUANG	
SIZE:	A3	PAGE: 59 of 99







+VDD_GPU_S0

Parameter	Value
Iout.max	42A Per-phase : 21A
OCP set point	63A Per-phase : 31.5A
OCP formula	$I_L = (3.19375 - 0.64) / DCR * (R_{CSX} / R_{IMON})$
Switching Frequency	350kHz
Input ripple current	5.03A
Output ripple current	10.9A
Choke_size(L*W*H)(mm)	11.5*8.05*5.5
Choke_Isat	63A
Choke_DCR	0.65mΩ
Choke_LIR	51.9%
Input capacitance	10UF_25V_X5R_1206*4
Output capacitance (Near GPU side)	330UF_6.3V*4 22UF_6.3V_X5R_0805*2

+1V35_GPU_S0


Parameter	Value
Iout.max	5A
OCP set point	11.0A
OCP formula	$I_L = (3.19375 - 0.64) / DCR * (R_{CSX} / R_{IMONA})$
Switching Frequency	450kHz
Input ripple current	1.26A
Output ripple current	1.865A
Choke_size(L*W*H)(mm)	7.0*8.3*5.0
Choke_Isat	11A
Choke_DCR	5.1mΩ
Choke_LIR	37.3%
Input capacitance	10UF_25V_X5R_1206*2
Output capacitance (Near GPU side)	330UF_6.3V*1 22UF_6.3V_X5R_0805*3

ATX 20V POWER





POWER METER (INA300)


For M920 UMA,M828z




R941	R153	Function
3.92k	Nopop	For 150W current limit
Nopop	4.7k	For 180W current limit







Parameter	Value
Ioq,max	133A
OCp set point	172A
OCp formula	Formula
Switching Frequency	360kHz
Input ripple current	4.95A
Output ripple current	10.83A
Choke_size(L*W*H)(mm)	11.5*10.3*4.2
Choke_Isat	60A
Choke_DCR	1.2mΩ
Choke_LIR	35.3%
CPU Load Line	2.1mΩ
Input capacitance	470UF_25V*3 1.0UF_25V_X5R_1206*5 4.7UF_25V_X5R_0805*3
Output capacitance	560UF_2.5V*5 220UF_6.3V_X5R_0805*3


 **Universal Scientific Industrial Co., Ltd.**


TITLE: M920z/M828z		REV: V1.0
VCore OUTPUT DRIVEVE		
Document Number : <Doc>		
Prepared by : KERRY HUANG		
SIZE : A3	Date: Tuesday, July 10, 2018	PAGE: 66 of 99

Vin : 20V
Vout : 0.25V~1.52V/max. 51A
ITDC : 37A
OCP : TBDA





Parameter	Value
Iout.max	45A
OCp set point	77A
OCp formula	Formula
Switching Frequency	360kHz
Input ripple current	5.96A
Output ripple current	13.0A
Choke_size(L*W*H) (mm)	10.5*6.8*5.0
Choke_Isat	60
Choke_DCR	1.05mΩ
Choke_LIR	37.2%
CPU GT Load Line	3.1mΩ
Input capacitance	4.7uF_25V_X5R_0805*4 10uF_25V_X5R_1206*2
Output capacitance	560uF_2.5V*5 22uF_6.3V_X5R_0805*3







www.teknisi-indonesia.com





Parameter	Value
Iout.max	2.24A
OCp set point	4A
OCp formula	IC controlled
Switching Frequency	1MHz
Input ripple current	0.72A
Output ripple current	0.40A
Choke_size(L*W*H) (mm)	4.0*4.0*1.8
Choke_Isat	4.5A
Choke_DCR	30.00mΩ
Choke_LIR	27.1%
Input capacitance	10UF_6.3V_X5R_0603*1
Output capacitance	22UF_6.3V_X5R_0805*2

 Universal Scientific Industrial Co., Ltd.			
TITLE: M920Z/M828z VCC2.5V_VPP		REV: V1.0	
Document Number : <Doc>			
Prepared by : KERRY HUANG			
SIZE : A3	Date: Tuesday, March 06, 2018	PAGE: 71 of 99	



+1V05_PCH_S5

Vin : 5V
Vout : 1.05V/max. 8.075A
ITDC : TBD
OCP : 15A




Parameter	Value
Iout.max	8.075A
OCP set point	15A
OCP formula	$I_{ocp} = 10uA * R_{scn} / (R * R_{dson}) + I_{ripple} / 2$
Switching Frequency	430kHz
Input ripple current	3.29A
Output ripple current	2.83A
Choke_size(L*W*H) (mm)	7.2*6.7*3.0
Choke_Isat	25A
Choke_DCR	5.5mΩ
Choke_LIR	35.1%
Input capacitance	10uF_6.3V_X5R_0603*2
Output capacitance	560uF_2.5V*1 22uF_6.3V_X5R_0805*4



USI Universal Scientific Industrial Co., Ltd.	
TITLE: M920z/M828z	
REV: V1.0	
Document Number: <Doc>	
Prepared by: KERRY HUANG	
SIZE: A3	Date: Tuesday, March 06, 2018
PAGE: 74 of 99	

For VCCSTG Option:


BLANK

 Universal Scientific Industrial Co., Ltd.		
TITLE: M920z/M828z BLANK		REV: V1.0
Document Number : <Doc>		
Prepared by : KERRY HUANG		
SIZE : A3	Date: Tuesday, March 06, 2018	PAGE: 75 of 99

STAND BY POWER CONTROL





SYSTEM POWER CONTROL




+5V_S0

Layout:
Closed to JP32,L77,U13



FP HEADER



M920z : V
M828z : X

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26			
USB3.1# 1-GEN2	USB3.1# 2-GEN2	USB3.1# 3-GEN1	USB3.1# 4-GEN1	USB3.1# 5-GEN1	USB3.1# 6-GEN1	USB3.0# 7	USB3.0# 8	USB3.0# 9	USB3.0#10	PCIe #5	PCIe #6	PCIe #7	PCIe #8	PCIe #9	PCIe #10	PCIe #11	PCIe #12	PCIe #13	PCIe #14	PCIe #15	PCIe #16	PCIe #17	PCIe #18	PCIe #19	PCIe #20			
						PCIe #1	PCIe #2	PCIe #3	PCIe #4																			
						X4				X4				X4				X4				X4						
						X2	X2	X2	X2	X2	X2	X2	X2	X2	X2	X2	X2	X2	X2	X2	X2	X2	X2	X2	X2	X2	X2	X2
No Remapping														Intel PCIe Storage Device #1				Intel PCIe Storage Device #2										


27	28	29	30
PCIe #21	PCIe #22	PCIe #23	PCIe #24
X4			
X2		X2	
Intel PCIe Storage Device #3			

Flexible IO Assign

*B250: ONLY FLEX. IO 27~30 SUPPORT Optane

PCB SIZE: TOLERANCE +/-0.20 mm

HEAT PIPE SCREW HOLES




FOR CPU


CPU SOCKET




PCH Heatsink

SCREW HOLES




 Universal Scientific Industrial Co., Ltd.			
TITLE: M920z/M828z		REV: V1.0	
HOLE_HEATSINK			
Document Number : <Doc>			
Prepared by : KERRY HUANG			
SIZE : A3	Date: Tuesday, March 06, 2018	PAGE: 79 of 99	


RESET MAP




SMBUS MAP




CLOCKS DIAGRAM




Enter DSW State timing diagram



Exit DSW State timing diagram







Name	Power Rail	Internal Pull-Up/ Pull-	De-Glitch		Native Function 1	Native Dir 1	Native Function 2	Native Dir 2	Native Function 3	Native Dir 3	Default	NMI or SMI Capable	M920 Usage
			Input	Output									
Group A GPIO - Primary Power Well (1.8V or 3.3V)													
GPP_A0	VCCPGPPA	None	No	Yes	RCIN#	in			ESPI_RESET#	out	Native F1/GP-In	None	KBRST_N
GPP_A1	VCCPGPPA	None	No	Yes	LAD0	inout			ESPI_IO0	inout	Native F1	None	LPC_AD0
GPP_A2	VCCPGPPA	None	No	Yes	LAD1	inout			ESPI_IO1	inout	Native F1	None	LPC_AD1
GPP_A3	VCCPGPPA	None	No	Yes	LAD2	inout			ESPI_IO2	inout	Native F1	None	LPC_AD2
GPP_A4	VCCPGPPA	None	No	Yes	LAD3	inout			ESPI_IO3	inout	Native F1	None	LPC_AD3
GPP_A5	VCCPGPPA	None	No	Yes	LFRAME#	out			ESPI_CS0#	out	Native F1	None	LPC_FRAME_N
GPP_A6	VCCPGPPA	None	No	Yes	SERIRQ	inout			ESPI_CS1#	out	Native F1	None	SER_IRQ
GPP_A7	VCCPGPPA	None	No	Yes	PIRQA#	iod			ESPI_ALERT0#	in	Native F1	None	LPC_DRQ0_N
GPP_A8	VCCPGPPA	None	No	Yes	CLKRUN#	iod					Native F1/ GP-In	None	LPC_CLKRUN_N (Unused)
GPP_A9	VCCPGPPA	None	No	Yes	CLKOUT_LPC0	out			ESPI_CLK	out	Native F1	None	CLK_24M_LPC_SIO
GPP_A10	VCCPGPPA	None	No	Yes	CLKOUT_LPC1	out					Native F1/ GP-In	None	(No Use)
GPP_A11	VCCPGPPA	None	No	Yes	PME#	iod	SD_VDD2_P- WR_EN#	out			Native F1/ GP-In	None	SIO_PME_N
GPP_A12	VCCPGPPA	None	No	Yes	BM_BUSY#	in	ISH_GP6	inout	SX_EX- IT_HOLDOF F#	in	GP-In	None	(No Use)
GPP_A13	VCCPGPPA	None	No	Yes	SUSWARN# / SUSPWRDNACK	out					Native F1/GP-In	None	SUS_WARN_N
GPP_A14	VCCPGPPA	None	No	Yes	SUS_STAT#	out			ESPI_RESE T#	out	Native F1	None	LPCPD_N
GPP_A15	VCCPGPPA	None	No	Yes	SUSACK#	in					Native F1	None	SUS_ACK_N
GPP_A16	VCCPGPPA	None	No	Yes	CLKOUT_48	out					Native F1/ GP-In	None	(No Use)
GPP_A17	VCCPGPPA	None	No	Yes	SD_VDD1_P WR_EN#	out	ISH_GP7	inout			GP-Out	None	M.2_DISABLE1_N
GPP_A18	VCCPGPPA	None	No	Yes	ISH_GP0	inout					GP-In	None	(No Use)
GPP_A19	VCCPGPPA	None	No	Yes	ISH_GP1	inout					GP-In	None	(No Use)
GPP_A20	VCCPGPPA	None	No	Yes	ISH_GP2	inout					GP-In	None	IOBOX_DET_N
GPP_A21	VCCPGPPA	None	No	Yes	ISH_GP3	inout					GP-In	None	M.2_DISABLE2_N
GPP_A22	VCCPGPPA	None	No	Yes	ISH_GP4	inout					GP-In	None	COM_PORT_DET_N
GPP_A23	VCCPGPPA	None	No	Yes	ISH_GP5	inout			ISH_GP5		GP-In	None	(No Use)

Group B GPIO - Primary Power Well (1.8V or 3.3V)												
GPP_B0	VCCPGPPBC	None	No	Yes	GPIO_CS1#	out				GP-Out	None	SMBUS_JSP
GPP_B1	VCCPGPPBC	None	No	Yes	GPIO_CS1#	out	TIME_SYNC1	inout		GP-In	None	(No Use)
GPP_B2	VCCPGPPBC	None	No	Yes	VRALERT#	in				GP-In	None	(No Use)
GPP_B3	VCCPGPPBC	None	No	Yes	CPU_GP2	in				GP-In	None	(No Use)
GPP_B4	VCCPGPPBC	None	No	Yes	CPU_GP3	in				GP-In	None	(No Use)
GPP_B5	VCCPGPPBC	None	No	Yes	SRCCLKREQ0#	iod				GP-In	None	GPU_CLKREQ_N
GPP_B6	VCCPGPPBC	None	No	Yes	SRCCLKREQ1#	iod				GP-In	None	(No Use)
GPP_B7	VCCPGPPBC	None	No	Yes	SRCCLKREQ2#	iod				GP-In	None	(No Use)
GPP_B8	VCCPGPPBC	None	No	Yes	SRCCLKREQ3#	iod				GP-In	None	(No Use)
GPP_B9	VCCPGPPBC	None	No	Yes	SRCCLKREQ4#	iod				GP-In	None	M.2_SSD1_CLKREQ_N
GPP_B10	VCCPGPPBC	None	No	Yes	SRCCLKREQ5#	iod				GP-In	None	(No Use)
GPP_B11	VCCPGPPBC	None	No	Yes	I2S_MCLK	out				GP-In	None	(No Use)
GPP_B12	VCCPGPPBC	None	No	Yes	SLP_S0#	out				Native F1	None	SLP_S0_N
GPP_B13	VCCPGPPBC	None	No	Yes	PLTRST#	out				Native F1	None	PLTRST_N
GPP_B14	VCCPGPPBC	20K_PD	No	No	SPKR	out				GP-Out	NMI SMI	SPKR_PCH (STRAP)
GPP_B15	VCCPGPPBC	None	No	Yes	GPIO_CS0#	out				GP-In	None	(No Use)
GPP_B16	VCCPGPPBC	None	No	Yes	GPIO_CLK	out				GP-In	None	(No Use)
GPP_B17	VCCPGPPBC	None	No	Yes	GPIO_MISO	in				GP-In	None	(No Use)
GPP_B18	VCCPGPPBC	20K_PD	No	No	GPIO_MOSI	out				GP-Out	None	PU_PCH_GPP_B_18_NO_BOOT (STRAP)
GPP_B19	VCCPGPPBC	None	No	Yes	GPIO_CS#	out				GP-In	None	(No Use)
GPP_B20	VCCPGPPBC	None	No	Yes	GPIO_CLK	out				GP-In	NMI SMI	(No Use)
GPP_B21	VCCPGPPBC	None	No	Yes	GPIO_MISO	in				GP-In	None	(No Use)
GPP_B22	VCCPGPPBC	20K_PD	No	No	GPIO_MOSI	out				GP-Out	None	FM_PCH_BBS_STRAP (STRAP)
GPP_B23	VCCPGPPBC	20K_PD	Yes	No	SML1ALERT#	iod	PCHHOT#	od		GP-Out	NMI SMI	SMLINK1_ALERT_N (STRAP)

Group C GPIO - Primary Power Well (1.8V or 3.3V)												
GPP_C0	VCCPGPPBC	None	Yes	Yes	SMBCLK	iod				Native F1	None	SMB_CLK_STBY_R
GPP_C1	VCCPGPPBC	None	Yes	Yes	SMBDATA	iod				Native F1	None	SMB_DATA_STBY_R
GPP_C2	VCCPGPPBC	20K_PD	Yes	No	SMBALERT#	iod				GP-Out	None	FM_PCH_TL_S_STRAP (STRAP)
GPP_C3	VCCPGPPBC	None	Yes	Yes	SML0CLK	iod				Native F1	None	SMLINK0_CLK
GPP_C4	VCCPGPPBC	None	Yes	Yes	SML0DATA	iod				Native F1	None	SMLINK0_DATA
GPP_C5	VCCPGPPBC	20K_PD	Yes	No	SML0ALERT#	iod				GP-Out	None	SMLINK0_ALERT_N (STRAP)
GPP_C6	VCCPGPPBC	None	Yes	Yes	SML1CLK	iod				GP-In	None	SMLINK1_CLK
GPP_C7	VCCPGPPBC	None	Yes	Yes	SML1DATA	iod				GP-In	None	SMLINK1_DATA
GPP_C8	VCCPGPPBC	None	No	Yes	UART0_RXD	in				GP-In	None	CLEAR_CMOS_N
GPP_C9	VCCPGPPBC	None	No	Yes	UART0_TXD	out				GP-In	None	(No Use)
GPP_C10	VCCPGPPBC	None	No	Yes	UART0_RTS#	out				GP-In	None	(No Use)
GPP_C11	VCCPGPPBC	None	No	Yes	UART0_CTS#	in				GP-In	None	(No Use)
GPP_C12	VCCPGPPBC	None	No	Yes	UART1_RXD	in	ISH_UART1_RXD	in		GP-In	None	(No Use)
GPP_C13	VCCPGPPBC	None	No	Yes	UART1_TXD	out	ISH_UART1_TXD	out		GP-In	None	(No Use)
GPP_C14	VCCPGPPBC	None	No	Yes	UART1_RTS#	out	ISH_UART1_RTS#	out		GP-In	None	(No Use)
GPP_C15	VCCPGPPBC	None	No	Yes	UART1_CTS#	in	ISH_UART1_CTS#	in		GP-In	None	(No Use)
GPP_C16	VCCPGPPBC	None	Yes	Yes	I2C0_SDA	iod				GP-In	None	(No Use)
GPP_C17	VCCPGPPBC	None	Yes	Yes	I2C0_SCL	iod				GP-In	None	(No Use)
GPP_C18	VCCPGPPBC	None	Yes	Yes	I2C1_SDA	iod				GP-In	None	WOR_N
GPP_C19	VCCPGPPBC	None	Yes	Yes	I2C1_SCL	iod				GP-In	None	(No Use)
GPP_C20	VCCPGPPBC	None	No	Yes	UART2_RXD	in				GP-In	None	(No Use)
GPP_C21	VCCPGPPBC	None	No	Yes	UART2_TXD	out				GP-In	None	(No Use)
GPP_C22	VCCPGPPBC	None	No	Yes	UART2_RTS#	out				GP-In	NMI SMI	(No Use)
GPP_C23	VCCPGPPBC	None	No	Yes	UART2_CTS#	in				GP-In	NMI SMI	(No Use)


Group D GPIO in Primary Power Well (1.8V or 3.3V) -use 1.8V

GPP_D0	VCCPGPPD	None	No	Yes	SPI1_CS#					GP-In	NMI SMI	(No Use)
GPP_D1	VCCPGPPD	None	No	Yes	SPI1_CLK					GP-In	NMI SMI	(No Use)
GPP_D2	VCCPGPPD	None	No	Yes	SPI1_MISO					GP-In	NMI SMI	(No Use)
GPP_D3	VCCPGPPD	None	No	Yes	SPI1_MOSI					GP-In	NMI SMI	(No Use)
GPP_D4	VCCPGPPD	None	Yes	Yes	ISH_I2C2_SDA		I2C3_SDA	iod		GP-In	NMI SMI	(No Use)
GPP_D5	VCCPGPPD	None	No	Yes	I2S2_SFRM	inout	CNV_RF_RESET#	out		Native F3	None	CNV_RF_RESET#
GPP_D6	VCCPGPPD	None	No	Yes	I2S2_TXD	out	MODEM_-CLKREQ	out		Native F3	None	MODEM_-CLKREQ
GPP_D7	VCCPGPPD	None	No	Yes	I2S2_RXD	in				GP-In	None	(No Use)
GPP_D8	VCCPGPPD	None	No	Yes	I2S2_SCLK	inout				GP-In	None	(No Use)
GPP_D9	VCCPGPPD	None	No	Yes	ISH_SPI_CS#	out				GP-In	None	(No Use)
GPP_D10	VCCPGPPD	None	No	Yes	ISH_SPI_CLK	out				GP-In	None	(No Use)
GPP_D11	VCCPGPPD	None	No	Yes	ISH_SPI_MISO	in	GP_BSSB_CLK	in		Native F2	None	(No Use)
GPP_D12	VCCPGPPD	None	No	Yes	ISH_SPI_MOSI	out	GP_BSSB_D	in		Native F2	None	(No Use)
GPP_D13	VCCPGPPD	None	No	Yes	ISH_UART0_RXD	in				GP-In	None	(No Use)
GPP_D14	VCCPGPPD	None	No	Yes	ISH_UART0_TXD	out				GP-In	None	(No Use)
GPP_D15	VCCPGPPD	None	No	Yes	ISH_UART0_RTS#	out	GSPI2_CS1#	out		GP-In	None	(No Use)
GPP_D16	VCCPGPPD	None	No	Yes	ISH_UART0_CTS#	in				GP-In	None	(No Use)
GPP_D17	VCCPGPPD	None	No	Yes	DMIC_CLK1	out	SNDW3_CLK	inout		GP-In	None	(No Use)
GPP_D18	VCCPGPPD	None	No	Yes	DMIC_DATA1	in	SNDW3_DATA	inout		GP-In	None	(No Use)
GPP_D19	VCCPGPPD	None	No	Yes	DMIC_CLK0	out	SNDW4_CLK	inout		GP-In	None	(No Use)
GPP_D20	VCCPGPPD	None	No	Yes	DMIC_DATA0	in	SNDW4_DATA	inout		GP-In	None	(No Use)
GPP_D21	VCCPGPPD	None	No	Yes	SPI1_IO2	inout				GP-In	None	(No Use)
GPP_D22	VCCPGPPD	None	No	Yes	SPI1_IO3	inout				GP-In	None	(No Use)
GPP_D23	VCCPGPPD	None	Yes	Yes	ISH_I2C2_SCL	iod	I2C3_SCL	iod		GP-In	None	(No Use)


Group E GPIO - Primary Power Well (1.8V or 3.3V)

GPP_E0	VCCPGPPEF	None	No	Yes	SATAXPCEI0	in	SATAGP0	in		Native F1/ GP-In	NMI SMI	(No Use)
GPP_E1	VCCPGPPEF	None	No	Yes	SATAXPCEI1	in	SATAGP1	in		Native F1/ GP-In	NMI SMI	(No Use)
GPP_E2	VCCPGPPEF	None	No	Yes	SATAXPCEI2	in	SATAGP2	in		Native F1/ GP-In	NMI SMI	(No Use)
GPP_E3	VCCPGPPEF	None	No	Yes	CPU_GP0	in				GP-In	NMI SMI	(No Use)
GPP_E4	VCCPGPPEF	None	No	Yes	SATA_DEVSLEP0	od				GP-In	NMI SMI	CARD_READER_DET
GPP_E5	VCCPGPPEF	None	No	Yes	SATA_DEVSLEP1	od				GP-In	NMI SMI	CAMERA_DET
GPP_E6	VCCPGPPEF	None	No	Yes	SATA_DEVSLEP2	od				GP-In	NMI SMI	MULTI_TOUCH_DET
GPP_E7	VCCPGPPEF	None	No	Yes	CPU_GP1	in				GP-In	NMI SMI	(No Use)
GPP_E8	VCCPGPPEF	None	No	Yes	SATA_LED#	od				GP-In	NMI SMI	PCH_SATA_LED_N
GPP_E9	VCCPGPPEF	20K_PD	No	Yes	USB_OC0#	in				GP-In	None	USB30_OCP#1
GPP_E10	VCCPGPPEF	20K_PD	No	Yes	USB_OC1#	in				GP-In	None	USB30_OCP#2
GPP_E11	VCCPGPPEF	20K_PD	No	Yes	USB_OC2#	in				GP-In	None	USB30_OCP#34
GPP_E12	VCCPGPPEF	20K_PD	No	Yes	USB_OC3#	in				GP-In	None	USB30_OCP#56

teknisi-indonesia.com

 Universal Scientific Industrial Co., Ltd.	
TITLE: M920z/M828z CNL-PCH GPIO Table 4	REV: V1.0
Document Number : <Doc>	
Prepared by : KERRY HUANG	
SIZE : A3	Date: Tuesday, March 06, 2018
PAGE: 89 of 99	

Group F GPIO - Primary Power Well (1.8V or 3.3V)												
GPP_F0	VCCPGPPEF	None	No	Yes	SATAXPCE3	in	SATAGP3				Native F1/ GP-In	None (No Use)
GPP_F1	VCCPGPPEF	None	No	Yes	SATAXPCE4	in	SATAGP4				Native F1/ GP-In	None (No Use)
GPP_F2	VCCPGPPEF	None	No	Yes	SATAXPCE5	in	SATAGP5				Native F1/ GP-In	None (No Use)
GPP_F3	VCCPGPPEF	None	No	Yes	SATAXPCE6	in	SATAGP6				Native F1/ GP-In	None (No Use)
GPP_F4	VCCPGPPEF	None	No	Yes	SATAXPCE7	in	SATAGP7				Native F1/ GP-In	None (No Use)
GPP_F5	VCCPGPPEF	None	No	Yes	SATA_DEVSLP3	od					GP-In	None FP_DET_N
GPP_F6	VCCPGPPEF	None	No	Yes	SATA_DEVSLP4	od					GP-In	None SSD1_SATA_DEVSLP
GPP_F7	VCCPGPPEF	None	No	Yes	SATA_DEVSLP5	od					GP-In	None (No Use)
GPP_F8	VCCPGPPEF	None	No	Yes	SATA_DEVSLP6	od					GP-Out	None PCH_GPU_PWR_EN
GPP_F9	VCCPGPPEF	None	No	Yes	SATA_DEVSLP7	od					GP-In	None PCH_GPU_PWR_GD
GPP_F10	VCCPGPPEF	None	No	Yes	SATA_SCLOCK	od					GP-In	None PCH_CONFIG_JUMPER(No Use)
GPP_F11	VCCPGPPEF	None	No	Yes	SATA_SLOAD	od					GP-In	None PCH_RSVD(No Use)
GPP_F12	VCCPGPPEF	None	No	Yes	SATA_SDATAOUT1	od					GP-In	None SV_ADVANCE_GP48(No Use)
GPP_F13	VCCPGPPEF	None	No	Yes	SATA_SDATAOUT2	od					GP-In	None GP39_GFX_CRB_DETECT(No Use)
GPP_F14	VCCPGPPEF	None	No	Yes	None		PS_ON#	out			GP-In	None H_SKTOCC_N
GPP_F15	VCCPGPPEF	None	No	Yes	USB_OC4#	in					GP-In	None USB30_OCP#7
GPP_F16	VCCPGPPEF	None	No	Yes	USB_OC5#	in					GP-In	None USB2_OCP#5(No Use)
GPP_F17	VCCPGPPEF	None	No	Yes	USB_OC6#	in					GP-In	None USB2_OCP#6 (No Use)
GPP_F18	VCCPGPPEF	None	No	Yes	USB_OC7#	in					GP-In	None USB2_OCP#7(No Use)
GPP_F19	VCCPGPPEF	None	No	Yes	eDP_VDDEN	out					GP-Out	None EDP_VDDEN
GPP_F20	VCCPGPPEF	None	No	Yes	eDP_BKLTEN	out					GP-Out	None EDP_BKLTEN
GPP_F21	VCCPGPPEF	None	No	Yes	eDP_BKLTCTL	out					GP-Out	None BKLTCTL
GPP_F22	VCCPGPPEF	None	No	Yes	DDPF_C-TRLCLK	iod					GP-Out	None PCH_GPU_RST_N
GPP_F23	VCCPGPPEF	None	No	No	DDPF_C-TRLDATA	iod					GP-Out	None (No Use)

 Universal Scientific Industrial Co., Ltd.			
TITLE: M920z/M828z		REV: V1.0	
CNL-PCH GPIO Table 5			
Document Number : <Doc>			
Prepared by : KERRY HUANG			
SIZE : A3	Date: Tuesday, March 06, 2018	PAGE: 90 of 99	

Group G GPIO - Primary Power Well (1.8V or 3.3V)

GPP_G0	VCCPGPPG_3P3 or VCCPRIM_1P8	None	No	Yes	SD_CMD	inout					GP-In	SMI	(No Use)
GPP_G1	VCCPGPPG_3P3 or VCCPRIM_1P8	None	No	Yes	SD_DATA0	inout					GP-In	SMI	(No Use)
GPP_G2	VCCPGPPG_3P3 or VCCPRIM_1P8	None	No	Yes	SD_DATA1	inout					GP-In	SMI	(No Use)
GPP_G3	VCCPGPPG_3P3 or VCCPRIM_1P8	None	No	Yes	SD_DATA2	inout					GP-In	SMI	(No Use)
GPP_G4	VCCPGPPG_3P3 or VCCPRIM_1P8	None	No	Yes	SD_DATA3	inout					GP-In	SMI	(No Use)
GPP_G5	VCCPGPPG_3P3 or VCCPRIM_1P8	None	No	Yes	SD_CD#	in					GP-In	SMI	(No Use)
GPP_G6	VCCPGPPG_3P3 or VCCPRIM_1P8	None	No	Yes	SD_CLK	out					GP-In	SMI	(No Use)
GPP_G7	VCCPGPPG_3P3 or VCCPRIM_1P8	None	No	Yes	SD_WP	in					GP-In	SMI	(No Use)

Group H GPIO - Primary Power Well (1.8V or 3.3V)

GPP_H0	VCCPGPPHK	None	No	Yes	SRCCLKREQ6#	iod					GP-In	None	(No Use)
GPP_H1	VCCPGPPHK	None	No	Yes	SRCCLKREQ7#	iod					GP-In	None	CLKREQ_LAN_N
GPP_H2	VCCPGPPHK	None	No	Yes	SRCCLKREQ8#	iod					GP-In	None	CLKREQ_M.2_WLAN_N
GPP_H3	VCCPGPPHK	None	No	Yes	SRCCLKREQ9#	iod					GP-In	None	(No Use)
GPP_H4	VCCPGPPHK	None	No	Yes	SRCCLKREQ10#	iod					GP-In	None	(No Use)
GPP_H5	VCCPGPPHK	None	No	Yes	SRCCLKREQ11#	iod					GP-In	None	(No Use)
GPP_H6	VCCPGPPHK	None	No	Yes	SRCCLKREQ12#	iod					GP-In	None	(No Use)
GPP_H7	VCCPGPPHK	None	No	Yes	SRCCLKREQ13#	iod					GP-In	None	(No Use)
GPP_H8	VCCPGPPHK	None	No	Yes	SRCCLKREQ14#	iod					GP-In	None	(No Use)
GPP_H9	VCCPGPPHK	None	No	Yes	SRCCLKREQ15#	iod					GP-In	None	(No Use)
GPP_H10	VCCPGPPHK	None	Yes	Yes	SML2CLK	iod					GP-In	None	(No Use)
GPP_H11	VCCPGPPHK	None	Yes	Yes	SML2DATA	iod					GP-In	None	(No Use)
GPP_H12	VCCPGPPHK	20K_PD	Yes	No	SML2ALERT#	iod					GP-Out	None	FM_ESPI_FLASH_MODE (STRAP)
GPP_H13	VCCPGPPHK	None	Yes	Yes	SML3CLK	iod					GP-In	None	(No Use)
GPP_H14	VCCPGPPHK	None	Yes	Yes	SML3DATA	iod					GP-In	None	(No Use)
GPP_H15	VCCPGPPHK	None	Yes	Yes	SML3ALERT#	iod					GP-In	None	(No Use)
GPP_H16	VCCPGPPHK	None	Yes	Yes	SML4CLK	iod					GP-In	None	(No Use)
GPP_H17	VCCPGPPHK	None	Yes	Yes	SML4DATA	iod					GP-In	None	(No Use)
GPP_H18	VCCPGPPHK	None	Yes	Yes	SML4ALERT#	iod					GP-In	None	(No Use)
GPP_H19	VCCPGPPHK	None	Yes	Yes	ISH_I2C0_SDA	iod					GP-In	None	(No Use)
GPP_H20	VCCPGPPHK	None	Yes	Yes	ISH_I2C0_SCL	iod					GP-In	None	(No Use)
GPP_H21	VCCPGPPHK	None	Yes	Yes	ISH_I2C1_SDA	iod					GP-In	None	(No Use)
GPP_H22	VCCPGPPHK	None	Yes	Yes	ISH_I2C1_SCL	iod					GP-In	None	(No Use)
GPP_H23	VCCPGPPHK	None	No	Yes	TIME_SYNC0	inout					GP-In	None	(No Use)

Group I GPIO - Primary Power Well (3.3V Only)

GPP_I0	VCCPRIM_3 P3	None	No	Yes	DDPB_HPD0	in					GP-In	NMI SMI	(No Use)
GPP_I1	VCCPRIM_3 P3	None	No	Yes	DDPB_HPD1	in					GP-In	NMI SMI	(No Use)
GPP_I2	VCCPRIM_3 P3	None	No	Yes	DDPB_HPD2	in					GP-In	NMI SMI	DP_SINK_HPD
GPP_I3	VCCPRIM_3 P3	None	No	Yes	DDPB_HPD3	in					GP-In	NMI SMI	(No Use)
GPP_I4	VCCPRIM_3 P3	None	No	Yes	EDP_HPD	in					GP-In	None	EDP_HPD
GPP_I5	VCCPRIM_3 P3	None	Yes	Yes	DDPB_CTRLCLK	iod					GP-In	None	(No Use)
GPP_I6	VCCPRIM_3 P3	20K PD	Yes	No	DDPB_CTRLDATA	iod					GP-Out	None	(No Use)
GPP_I7	VCCPRIM_3 P3	None	Yes	Yes	DDPC_CTRLCLK	iod					GP-In	None	(No Use)
GPP_I8	VCCPRIM_3 P3	20K PD	Yes	No	DDPC_CTRLDATA	iod					GP-Out	None	(No Use)
GPP_I9	VCCPRIM_3 P3	None	Yes	Yes	DDPD_CTRLCLK	iod					GP-In	None	DDPD_CTRLCLK
GPP_I10	VCCPRIM_3 P3	20K PD	Yes	No	DDPD_CTRLDATA	iod					GP-Out	None	DDPD_CTRLDATA
GPP_I11	VCCPRIM_3 P3	20K PD	Yes	No	M2_SKT2_CFG0	in					GP-In	None	H_SKTOCC_N
GPP_I12	VCCPRIM_3 P3	20K PD	Yes	No	M2_SKT2_CFG1	in					GP-In	None	(No Use)
GPP_I13	VCCPRIM_3 P3	20K PD	Yes	No	M2_SKT2_CFG2	in					GP-In	None	(No Use)
GPP_I14	VCCPRIM_3 P3	20K PD	Yes	No	M2_SKT2_CFG3	in					GP-In	None	(No Use)


Group J GPIO - Primary Power Well (1.8V Only)

GPP_J0	VCCPRIM_1 P8	None	No	No	CNV_PA_BLANKING	in					GP-In	NMI SMI	(No Use)
GPP_J1	VCCPRIM_1 P8	None	No	No			CPU_VC-CIO_P- WR_GATE#	out			Native F2	NMI SMI	(No Use)
GPP_J2	VCCPRIM_1 P8	None	No	No							GP-In	NMI SMI	CNV_EN_H
GPP_J3	VCCPRIM_1 P8	None	No	No							GP-In	NMI SMI	(No Use)
GPP_J4	VCCPRIM_1 P8	None	No	No	CNV_BRI_DT	out	UART0B_RTS#	out			Native F1	None	CNV_BRI_DT(STRAP)
GPP_J5	VCCPRIM_1 P8	None	No	Yes	CNV_BRI_RSP	in	UART0B_RXD	in			Native F1	None	CNV_BRI_RSP(STRAP)
GPP_J6	VCCPRIM_1 P8	20K PD	No	No	CNV_RGI_DT	out	UART0B_TXD	out			Native F1	None	(No Use)
GPP_J7	VCCPRIM_1 P8	None	No	Yes	CNV_RGI_RSP	in	UART0B_CTS#	in			Native F1	None	(No Use)
GPP_J8	VCCPRIM_1 P8	20K PD	No	Yes	CNV_M_FUART2_RXD	in					GP-In	None	(No Use)
GPP_J9	VCCPRIM_1 P8	None	No	No	CNV_M_FUART2_TXD	out					GP-Out	None	CNV_MFUART2_TXD(STRAP)
GPP_J10	VCCPRIM_1 P8	20K PD	No	Yes							GP-In	None	(No Use)
GPP_J11	VCCPRIM_1 P8	20K PD	No	Yes	A4WP_PRESENT	in					Native F1	None	(No Use)

Group K GPIO - Primary Power Well (1.8V or 3.3V)												
GPP_K0	VCCPGPPHK	None	Yes	Yes						GP-In	None	(No Use)
GPP_K1	VCCPGPPHK	None	Yes	Yes						GP-In	None	(No Use)
GPP_K2	VCCPGPPHK	None	Yes	Yes						GP-In	None	H_PROCHOT_PCH_N
GPP_K3	VCCPGPPHK	None	Yes	Yes						GP-In	None	(No Use)
GPP_K4	VCCPGPPHK	None	Yes	Yes						GP-In	None	(No Use)
GPP_K5	VCCPGPPHK	None	Yes	Yes						GP-In	None	(No Use)
GPP_K6	VCCPGPPHK	None	Yes	Yes						GP-In	None	(No Use)
GPP_K7	VCCPGPPHK	None	Yes	Yes						GP-In	None	(No Use)
GPP_K8	VCCPGPPHK	None	No	Yes	Reserved	od				Native F1	None	(No Use)
GPP_K9	VCCPGPPHK	None	No	Yes	Reserved	od				Native F1	None	(No Use)
GPP_K10	VCCPGPPHK	None	No	Yes	Reserved	od				Native F1	None	(No Use)
GPP_K11	VCCPGPPHK	None	No	Yes	Reserved	od				Native F1	None	(No Use)
GPP_K12	VCCPGPPHK	20K_PD	No	No	GSXDOUT	out				GP-In	None	BRD_ID0
GPP_K13	VCCPGPPHK	None	No	Yes	GSXSLOAD	out				GP-In	None	BRD_ID1
GPP_K14	VCCPGPPHK	None	No	Yes	GSXDIN	in				GP-In	None	BRD_ID2
GPP_K15	VCCPGPPHK	None	No	Yes	GSXSRESET#	out				GP-In	None	BRD_ID3
GPP_K16	VCCPGPPHK	None	No	Yes	GSXCLK	out				GP-In	None	BRD_ID4
GPP_K17	VCCPGPPHK	None	No	Yes	ADR_COM-LETE	out				GP-In	None	BRD_ID5
GPP_K18	VCCPGPPHK	None	No	Yes	NMI#	od				GP-In	None	(No Use)
GPP_K19	VCCPGPPHK	None	No	Yes	SMI#	od				GP-In	None	SIO_SCI_N
GPP_K20	VCCPGPPHK	None	No	Yes	Reserved	out				Native F1	None	SPI_TPM_PIRQ
GPP_K21	VCCPGPPHK	None	No	Yes	Reserved	out				Native F1	None	(No Use)
GPP_K22	VCCPGPPHK	None	No	Yes	IMGCLKOUT0	out				GP-In	None	(No Use)
GPP_K23	VCCPGPPHK	None	No	Yes	IMGCLKOUT1	out				GP-In	None	(No Use)


GPIO In Deep Sleep Power Well (3.3V Only)												
GPD0	VCCDSW_3P3	None	No	Yes	BATLOW#	in				Native F1	None	PU_PCH_GPD_0_BATLOW_N (No Use)
GPD1	VCCDSW_3P3	None	No	Yes	ACPRESENT	in				Native F1	None	ACPRESENT(No Use)
GPD2	VCCDSW_3P3	None	No	Yes	LAN_WAKE#	in				Native F1	None	LANWAKE_N
GPD3	VCCDSW_3P3	None	Yes	Yes	PWRBTN#	in				Native F1	None	PWRBTN_N
GPD4	VCCDSW_3P3	None	No	Yes	SLP_S3#	out				Native F1	None	SLP_S3_N
GPD5	VCCDSW_3P3	None	No	Yes	SLP_S4#	out				Native F1	None	SLP_S4_N
GPD6	VCCDSW_3P3	None	No	Yes	SLP_A#	out				Native F1/ GP-In	None	(No Use)
GPD7	VCCDSW_3P3	None	No	No						GP-Out	None	PCH_WAKEO_N(STRAP)(No Use)
GPD8	VCCDSW_3P3	None	No	Yes	SUSCLK	out				Native F1	None	PCH_SUSCLK
GPD9	VCCDSW_3P3	None	No	Yes	SLP_WLAN#	out				Native F1	None	SLP_WLAN_N
GPD10	VCCDSW_3P3	None	No	Yes	SLP_S5#	out				Native F1/ GP-In	None	SLP_S5_N (TP)(No Use)
GPD11	VCCDSW_3P3	None	No	Yes	LANPHYC	out				Native F1	None	LAN_DISABLE_N

Signal	Usage	When Sampled	Internal PU/PD	Definition		M920z Setting
				Set To	Description	
SPKR / GPP_B14	Top Swap Override	Rising edge of PCH_PWROK	Weak PD	0	Disable "Top Swap" mode (Default)	0 (No external PD)
				1	Enable "Top Swap" mode	
GSPi0_MOSI / GPP_B18	No Reboot	Rising edge of PCH_PWROK	Weak PD	0	Disable "No Reboot" mode	0 (PD R116 1K)
				1	Enable "No Reboot" mode	
SMBALERT# / GPP_C2	TLS Confidentiality	Rising edge of RSMRST#	Weak PD	0	Disable Intel ME Crypto Transport Layer	1 (PU R499 4K7)
				1	Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality)	
GSPi1_MOSI / GPP_B22	Boot BIOS Strap Bit BBS	Rising edge of PCH_PWROK	Weak PD	0	SPI	0 (No external PD)
				1	LPC	
SML0ALERT# / GPP_C5	eSPI or LPC	Rising edge of RSMRST#	Weak PD	0	LPC is selected for EC	0 (No external PD)
				1	eSPI is selected for EC	
SPi0_MOSI	BOOT HALT	Rising edge of RSMRST#	Weak PU	0	ENABLE	1 (No external PU)
				1	DISABLED	
GPP_H15 / SML3ALERT#	JTAG ODT	Rising edge of PCH_PWROK		0	ODT DISABLE	1 (PU R5153 4K7)
				1	ODT ENABLE	
SPi0_MISO	JTAG ODT	Rising edge of PCH_PWROK	Weak PU	0	ODT DISABLE	1 (no external PD)
				1	ODT ENABLE	
GPP_B23 / SML1ALERT# /	Intel® DCI-OOB	Rising edge of RSMRST#	Weak PD	0	Disable Intel® DCI-OOB (Default)	1 (PU R97 4K7)
				1	Enable Intel® DCI-OOB	
SPi0_IO2	Reserved(CONSENT)	Rising edge of RSMRST#	Weak PU	0	ENABLE	1 (PU R223 1K)
				1	DISABLE	
SPi0_IO3	PERSONALITY	Rising edge of RSMRST#	Weak PU	0	ENABLE	1 (PU R224 1K)
				1	DISABLE	
HDA_SDO / I2S0_TXD	Flash Descriptor Security Override	Rising edge of PCH_PWROK	Weak PD	0	Enable security measures defined in the Flash Descriptor	0 (No external PD)
				1	Disable Flash Descriptor Security (override)	
GPP_H12 / SML2ALERT#	eSPI Flash Sharing Mode	Rising edge of RSMRST#	Weak PD	0	MAFS	0 (No external PD)
				1	SAFS	
DDPB_CTRLDATA / GPP_I6	Display Port B Detected	Rising edge of PCH_PWROK	Weak PD	0	Port B is not detected	0 (No external PD)
				1	Port B is detected	
DDPC_CTRLDATA / GPP_I8	Display Port C Detected	Rising edge of PCH_PWROK	Weak PD	0	Port C is not detected	0 (No external PD)
				1	Port C is detected	
DDPD_CTRLDATA / GPP_I10	Display Port D Detected	Rising edge of PCH_PWROK	Weak PD	0	Port D is not detected	1 (PU R593 2K2)
				1	Port D is detected	
GPP_F23	Display Port F Detected	Rising edge of PCH_PWROK	Weak PD	0	Port D is not detected	0 (No external PD)
				1	Port D is detected	
GPP_J4 / CNV_BR1_DT / UART0_RTS#	XTAL Frequency Select	Rising edge of RSMRST#	Weak PD	0	38.4 XTAL frequency selected. (Default)	1 (PU R4991 10K)
				1	24MHz XTAL frequency selected.	
GPP_J6 / CNV_RGI_DT / UART0_TXD	M.2 CNV Mode Select	Rising edge of RSMRST#		0	Integrated CNVi enable.	1 (PU R4990 10K)
				1	Integrated CNVi disable	
GPP_J9	1.8V VCCSPI	Rising edge of RSMRST#	Weak PD	0	VCCSPI is connected to 3.3V rail	0 (No external PD)
				1	VCCSPI is connected to 1.8V rail	
GPD7	Reserved	Rising edge of DSW_PWROK	Weak PD	0	XTAL INPUT IS SINGLE-ENDED	1 (PU R4981 1K)
				1	XTAL INPUT IS DIFFERENTIAL	


 Universal Scientific Industrial Co., Ltd.		
TITLE: M920z/M828z CNL-PCH Strapping		REV: V1.0
Document Number : <Doc>		
Prepared by : KERRY HUANG		
SIZE : A4	Date: Tuesday, March 06, 2018	PAGE: 94 of 99

PIN No.	GPIO	IN/OUT	M920z/M828z Usage	Behavior
2	GP16	OUT	MONITOR_PWR_ON	Turn off MONITOR_PWR_ON的条件: SLP_SUS = low 且 System = _SYSTEM_S5 且 DP_SEL = high ,+5V_MM(pin87) : 0' SLP_S3_N : 1 -> latch MONITOR_PWR_ON, release 条件 : press power button (For safty) Turn on MONITOR_PWR_ON的条件: 1. Monitor_Btn to power on monitor mode 2. DPIN for DP auto detect 3. Press power button to power on system (System = _SYSTEM_S0)
6	GP63	IN	SLP_SUS_N_SIO	S0~S5 :high ,deep sleep : low
10	GP52	IN	PSIN_R	no action
11	GP51	OUT	HDD_LED_DIS	no action ,default :low , by BIOS setup menu
12	GP37	OUT	CHARGE_CTRL1	follow usb charge control table
13	GP36	OUT	EC_MUTE_AMP	no action ,default :high
14	GP35	OUT	DP_SEL	scalar :inform EC to switch monitor mode or PC mode via I2C,H-DP OUT LDP IN
16	GP31	OUT	LEDCTRL_PWR	Power LED Behavior: - System in Standby : Gradual 1s On, Gradual 1s OFF, 3s OFF - Initial Connection of Power (e.g. via AC adaptor or AC-in) : Blink 3 Times (0.25 s On/ 0.25 s Off , repeat x 3) - System entering hibernation : Blink (0.25 s On/ 0.25 s Off) - System off : OFF - System on: On
18	GP27	IN	CONFIG2	default :high ,cable is plugged ->low
19	GP26	IN	INA300_ALERT	Power meter IC ALERT to EC ,only for M828z
20	GP25	OUT	MIC_MUTE_CODEC	H->L,L->H when MIC MUTE BUTTON trigger
21	GP24	IN	MIC_MUTE	from MIC MUTE button
24	GP21	OUT	DP_EN	no action ,default :high
25	GP20	OUT	CHARGE_EN	follow usb charge control table
26	GP17	OUT	SY5SVSB_OFF	follow SLP_SUS(SLP_SUS_N) behavior and invert ,+5V_S5(pin90) ,SLP_S3_N : 1 -> latch SY5SVSB_OFF release 条件 : press power button(For safty)
31	GP12	IN	FPGPIO1	no action
32	GP11	IN	FPGPIO1	no action
66	GP44	OUT	PWRBTN_N	follow PANSW behavior
70	GP42	OUT	PSON_N	follow USB(SLP_S3_N) behavior and invert ,
76	GP57	OUT(OD)	SIO_H_PROCHOT_N	follow OBP flow chart,only for M920z w/o GPU and M828z w/GPU.
77	GP56	OUT	DP_PWR_SEL	no action
93	GP97	IN	KERNEL_DBG_N	For port80 Pnp
94	GP80	IN	NA	NA
95	GP81	IN	PS_ON_B	TBD (for Modern standby)
96	GP82	IN	SLP_S0_N	TBD (for Modern standby)
97	GP83	IN	PSON_SIO_N	TBD (for Modern standby)
98	GP84	OUT	SIO_GPIO84	TBD (for USB type-C 0.9A /3A option)
99	GP87	IN	FPGPIO3	no action
102	GP70	OUT	USB_PO_EN	set default enable ,follow note4 table
103	GP71	OUT	CLEAR_CMOS_EC	TBD
104	GP72	OUT	CHARGE_ILIM	follow usb charge control table
105	GP73	OUT	CHARGE_CTRL3	follow usb charge control table
106	GP74	OUT	CHARGE_CTRL2	follow usb charge control table
107	GP75	OUT	MONI_ACK	NA
108	GP76	IN	MONI_INT	Scalar notify EC
109	GP76	OUT	ME_CTL	TBD
120	GP66	IN	H_SKT0CC_N	gate :GP42_PSON_N

RTD2526A-CG SCALER GPIO TABLE							
PIN #	Signal Name	Description	Voltage	IN/OUT	M920 Usage	Default	Behavior
21	GPIO_1	MCU_GPIO	5V tolerance when power-off	OUT	EDP_HPD	LOW	scaler 1 high
22	GPIO_2	MCU_GPIO	5V tolerance when power-off	OUT	DP_SOURCE_HPD	LOW	scaler 1 high
34	GPIO_PWM0_MCK_CLKO	MCU GPIO/PWM/2S/CLKO	5V tolerance when power-off	--	(No Use)		
35	GPIO_PWM1_SCK_IRQB	MCU GPIO/PWM/2S/IRQB	5V tolerance when power-off	--	(No Use)		
36	GPIO_PWM2_WS	MCU GPIO/PWM/2S	5V tolerance when power-off	--	(No Use)		
37	GPIO_PWM3_IIC_SCL0_RXD_SD0_SPDIF0	MCU GPIO/PWM/IIC BUS/UART/2S/SPDIF	5V tolerance when power-off	--	PANEL_SMBUS_CLK		
38	GPIO_IIC_SDA0_TXD	MCU GPIO/PWM/IIC BUS/UART/2S/	5V tolerance when power-off	--	PANEL_SMBUS_DATA		
39	GPIO_3	MCU_GPIO	5V tolerance when power-off	--	(No Use)		
42	A-ADC0_GPIO	5bits MCU ADC Input/MCU GPIO	3.3 V tolerance when using ADC Input; 5V Tolerance power on when using GPIO	OUT	PWM_EN_SW	HIGH	PC MODE:H Monitor MODE:L
43	A-ADC1_GPIO	5bits MCU ADC Input/MCU GPIO	3.3 V tolerance when using ADC Input; 5V Tolerance power on when using GPIO	--	(No Use)		
44	A-ADC2_GPIO	5bits MCU ADC Input/MCU GPIO	3.3 V tolerance when using ADC Input; 5V Tolerance power on when using GPIO	OUT	SYSTEM_EEPROM_WP	HIGH	WP_ENABLE:H WP_DISABLE:L
45	A-ADC3_GPIO	5bits MCU ADC Input/MCU GPIO	3.3 V tolerance when using ADC Input; 5V Tolerance power on when using GPIO	--	(No Use)		
46	GPIO_PWM1	MCU GPIO/PWM	5V tolerance when power-off	--	(No Use)		
47	GPIO_IIC_SCL1_IIC_SCL_AUX	CU GPIO/IIC BUS/IIC over AUX	5V tolerance when power-off	Native	EESCL		
48	GPIO_IIC_SDA1_IIC_SDA_AUX	MCU GPIO/IIC BUS/IIC over AUX	5V tolerance when power-off	Native	EESDA		
49	GPIO_DDC_SCL_VGA_RXD	MCU GPIO/VGA IIC BUS/UART	5V tolerance when power-off	--	(No Use)		
50	GPIO_DDC_SDA_VGA_TXD	MCU GPIO/VGA IIC BUS/UART	5V tolerance when power-off	--	(No Use)		
52	GPIO_PWM0	MCU GPIO/PWM	5V tolerance when power-off	OUT	LCD_BKL_CTL	PWM0 (OD	scaler pwm output
53	GPIO_PWM3_1	CU GPIO/PWM	5V tolerance when power-off	IN/OUT	MONI_INT		
55	GPIO_PWM0_I2S_MCK_LINE_INL	MCU GPIO/PWM/2S/LINE-IN	3.3V Tolerance	IN	MONI_ACK		
56	GPIO_I2S_SCK_LINE_INR	MCU GPIO/I2S/LINE-IN	3.3V Tolerance	--	(No Use)		
57	GPIO_I2S_WS_AUDIO_REF	MCU GPIO/I2S/ Audio Reference Resistance	3.3V Tolerance	--	(No Use)		
58	GPIO_I2S_SD0_SPDIF0_SOUTL	MCU GPIO/I2S/SPDIF/Speaker Out	3.3V Tolerance	--	(No Use)		
59	GPIO_SOUTR	MCU GPIO/Speaker Out	3.3V Tolerance	IN	LCD_ID3		
60	GPIO_IIC_SCL2_RXD_HOUTL	MCU GPIO/IIC BUS/UART/ Head Phone Out	3.3V Tolerance	--	(No Use)		
61	GPIO_IIC_SDA2_TXD_HOUTR	MCU GPIO/IIC BUS/UART/ Head Phone Out	3.3V Tolerance	--	(No Use)		
63	GPIO_PWM0_PWM3_INT1_T2_IHS	MCU GPIO/PWM/MCU EXINT1/ DVI Control Signal/HIS	5V tolerance even when power-off	OUT	LCD_BKLTE	HIGH	BACKLIGHT ON:L BACKLIGHT OFF:H
64	GPIO_PWM2_INT0_IENA_CLKO	MCU GPIO/PWM/MCU EXINT0/DVI Control Signal/IENA/CLKO	5V tolerance even when power-off	OUT	PANEL_ON	LOW	PANEL ON:H PANEL OFF:L
65	GPIO_4	MCU_GPIO	5V tolerance even when power-off	--	--		
67	GPIO/TX03+_8b	MCU_GPIO	3.3V Tolerance	Native	LCD1DO3		
68	GPIO/TX03-_8b	MCU_GPIO	3.3V Tolerance	Native	LCD1DO3#		

 Universal Scientific Industrial Co., Ltd.			
TITLE: M920z/M828z		REV: V1.0	
Scalar GPIO Table 1			
Document Number : <Doc>			
Prepared by : KERRY HUANG			
SIZE : A3	Date: Tuesday, March 06, 2018	PAGE: 96 of 99	

70	GPIO/TX02-_8b	MCU GPIO	3.3V Tolerance	Native	LCD1DO2#		
71	GPIO/TX01+_8b	MCU GPIO	3.3V Tolerance	Native	LCD1DO1		
72	GPIO/TX01-_8b	MCU GPIO	3.3V Tolerance	Native	LCD1DO1#		
73	GPIO/TX00+_8b	MCU GPIO	3.3V Tolerance	Native	LCD1DO0		
74	GPIO/TX00-_8b	MCU GPIO	3.3V Tolerance	Native	LCD1DO0#		
90	GPIO_5	MCU GPIO	5V tolerance even when power-off	--	--		
91	GPIO_6	MCU GPIO	5V tolerance even when power-off	--	--		
92	GPIO_PWM3_2	GPIO_PWM3_2	5V tolerance even when power-off	--	--		
93	GPIO_PWM2_1	GPIO_PWM2_1	5V tolerance even when power-off	--	--		
94	GPIO_PWM1_1	GPIO_PWM1_1	5V tolerance even when power-off	--	--		
96	GPIO_FLASH_WP_INT0	GPIO_FLASH_WP_INT0	5V tolerance even when power-off	OUT	FLASH_WP	LOW	WRITE_PROTECT_ ENABLE:L
97	GPIO_INT1_IVS	GPIO_INT1_IVS	5V tolerance even when power-off (GPIO OD)	IN	LCD_ID0		
98	GPIO_T0_DENA	GPIO_T0_DENA	5V tolerance even when power-off	IN	LCD_ID1		
99	GPIO_PWM2_PWM3_T1_DHS	GPIO_PWM2_PWM3_T1_DHS	5V tolerance even when power-off	IN	LCD_ID2		
100	VGADDC2_SCL_GPIO_PWM_IN_AUX_D2_DCLK_T2EX	VGADDC2_SCL_GPIO_PWM_IN_AUX_D2_DCLK_T2EX	5V tolerance even when power-off	IN/OUT	RTLD2526_SMBCLK		
101	VGADDC2_SDA_GPIO_PWM_OUT_AUX_D1_DVS	VGADDC2_SDA_GPIO_PWM_OUT_AUX_D1_DVS	3.3V tolerance	IN/OUT	RTLD2526_SMBDATA		
102	GPIO_7	GPIO_7	3.3V tolerance	--	(No Use)		
108	GPIO_8	GPIO_8	3.3V tolerance	--	(No Use)		
110	GPIO_DDCSCL0_AUXP0	GPIO_DDCSCL0_AUXP0	3.3V tolerance	Native	DPIN_AUXP		
111	GPIO_DDCSDA0_AUXN0	GPIO_DDCSDA0_AUXN0	3.3V tolerance	Native	DPIN_AUXN		
112	GPIO_DDCSCL1_AUXP1	GPIO_DDCSCL1_AUXP1	3.3V tolerance	Native	EDP_AUXp		
113	GPIO_DDCSDA1_AUXN1	GPIO_DDCSDA1_AUXN1	3.3V tolerance	Native	EDP_AUXN		
114	GPIO_PWM2_2	GPIO_PWM2_2	3.3V tolerance	--	(No Use)		
115	GPIO_PWM1_2	GPIO_PWM1_2	3.3V tolerance	--	(No Use)		

 Universal Scientific Industrial Co., Ltd.			
TITLE: M920z/M828z Scalar GPIO Table 2			REV: V1.0
Document Number : <Doc>			
Prepared by : KERRY HUANG			
SIZE : A3	Date: Tuesday, March 06, 2018	PAGE: 97 of 99	

V0.1 to V0.2 CHAGNE LIST

page03:pop R14,15 51R1_1% to fix +1V05_CPU_VCCST_S3 leakage

page04:pop C3216 220pF to fix PWRGD_CPUPWRGD_1V no-monotonic,overshoot,undershoot

page04:pop R28 680R_1% to fix H_PROCHOT_R_N falling no-monotonic

page11 : reserve modern standby circuit for supporting MS.

page12 : pop C60 68pF to fix falling no-monotonic

page16:add CNVi for supporting Cnvi Intel WIFI module

page 18:change C84 C85 from18pF to 15pF for ppm fine tune

page19:nopop R140,R143 51R to fix +1V05_CPU_VCCST_S3 leakage

page19:pop R4600 33R to fix PWRGD_CPUPWRGD_1V no-monotonic,overshoot,undershoot

page 22:chagne R206 from 1K5_1% to 150R and R208 from 45.3K to 4.53K for fix VCCRTC drop fail.

page 24:remove second flash socket due to space issue for supporting Cnvi Intel WIFI module

page 28:connect DPIN_AUXP_C/DPIN_AUXN_C to pin34/35 for DP IN cable detection

page 28:change scalar SMBUS debug test point to pin49/50 for realtek requiremnt to avoid SMBUS conflict

page 28:change C1290 C1291 from12pF to 15pF for ppm fine tune

page 29:remove IO BOX header due to space issue for supporting Cnvi Intel WIFI module

page 33:remove R4796 0R to increase +5V_S0 power plane for SATA power

page 34:add CNVi net and change power control for supporting Cnvi Intel WIFI module

page 34:change C201 C202 to 0.1uF 0201 for supporting CNVi and routing.

page 34:pop C199 220pF to fix M.2_WLAN_RST_N no-monotonic

page 36:remove L168 ,L222 short net .Lenovo update smokeless criteria

page 38:change DMIC header pin pitch from 1.25mm to 1mm for AVC requirement

page 39:reserve Q484 2N7002 to control tyep-c support current via EC for Lenovo requirement

page 39:pop R4667 4K7 to fix VBUS falling time fail.

page 42:add USB power on circuit for Lenovo requirement

page 43:add USB power on MUX IC for Lenovo requirement

page 44:pop C308 220pF to fix LAN_PE_RST_N no-monotonic

page 47:reserve MS control logic via EC for cost down

page 47:change MONI_ACK PU from +3V3_SIO_DSW to +3V3_MM to fix +3V3_MM leakage in deep sleep mode

page 47:pop R1260 10K to fix TPM no found issue

page 47:pop R1318 R1280 0R for support USB PO.

page 48:change FAN header from RA to vertical for AVC requirement and cable routing

page 58 : nopop R5132 and R5129 1k to fix no power on +VDD_GPU_S0 and +1V35_GPU_S0

page 59 : add D145 1N4148 for timing fine-tune

page 59 : C2872 change from 22uF to 100pF for stability fine-tuning for +0V95_GPU_S0

page 59 : pop CB116 0.1uF to fix +3V3_GPU_S0 slew rate .

page 59 : change R899. to 1K for fine-tuning +3V3_GPU_S0 power sequence.

page 60:change R2113 from 270R to 1.24K and R2148 from 5.11K to 1.87K for RC time constant setting of +1V35_GPU_S0.

page 60:use lower DCR L250 and change R5143 from 1R to 4.7R and C3172 from 2200pF to 680pF to Increase power conversion efficiency of +1V35_GPU_S0.

page 60:change R4950/R2125 from 787R to 1.27K for RC time constant setting of +VDD_GPU_S0.

page 60:use lower DCR L142/L143 and change R5145/R5146 from 1R to 4.7R and C3173/C3174 from 2200pF to 680pF to Increase power conversion efficiency of +VDD_GPU_S0.

page 60:change R4921 from 165K to 115K and R4923 from 2.37K to 2K for LL setting of +VDD_GPU_S0.

page 61 :change R4925 from 0R to 10K,R4926 from 220R to 1.6K,R4927 from 9.53K to 16K,R4928 from 16.9K to 10K,R4929 from 110R to 499R for OCP fine-tuning of +1V35_GPU_S0.

page 61 :change R2127 from 18K to 7.68K,R4930 from 4.87K to 20K,R4931 from 10K to 8.2K,R4933 from 25.5K to 27.4K,R4934 from 390R to 549R for OCP fine-tuning of +VDD_GPU_S0.

page 61 :change CE77 from 330uF to 560uF for fine-tuning of +1V35_GPU_S0 power noise.

page 62 :change C699 from 0.22uF to 0.47uF to fix Vmax. fail.

page 63 : nopop U112 and add Q486 2N7002 for MS to turn off VCC power rails via EC

page 64:change C731 from 100pF to 180pF,C744 from 220pF to 330pF,R1000 from 71.5K to 69.8K,R1004 from 71.5K to 69.8K for loadline fine-tuning for +VCORE_CPU_S0 & +VCCGT_CPU_S0

page 64:pop R5239 2K and nopop R5240 for disable psys function.

page 64 :change R1014 from 3.24K to 499R,R1016 from 8.25K to 4.99K for fine-tuning VRHOT#.

page 68:change C809 from 330pF to 680pF for stability fine-tuning for +VCCSA_CPU_S0.

page 69:C2950 change from 1000pF to 680pF,C2948 from 100pF to 47pF for stability fine-tuning of +0V95_CPU_VCCIO_S0.

page 70:use lower DCR L61,lower Rds Q60/Q61 and change R1093 from 1R to 4.7R,C825 from 2200pF to 680pF to Increase power conversion efficiency of +1V2_DDR4_S3.


page 70:change R1101 from 9.53K to 2.8K for OCP fine-tuning of +1V2_DDR4_S3.

page 72 : nonpop R2095 to fix +5V_MM jitter issue

page 74 : pop C2147 0.1UF_25V_X7R for fine-tuning power sequence of 1V05_CPU_VCCSTG_S3.

page 76 : pop C982 1UF_25V_X7R for fine-tuning power sequence of +5V_S0.

page 79:change H3 for screw hole to stand off (for CR) for AVC requirement .Strain gauge PASS

 Universal Scientific Industrial Co., Ltd.			
TITLE: M920z/M828z		REV: V1.0	
CHANGE LISTS V0.1 TO V0.2			
Document Number : <Doc>			
Prepared by : KERRY HUANG			
SIZE : A3	Date: Tuesday, March 06, 2018	PAGE: 98 of 99	

V0.2 to V0.3 CHAGNE LIST

page3:remove J1 XDP connector

page3:add CATERR LED for debug

page19:move WOR_N from GPP_D18 to GPP_C18 due to GPP_D power rail changed to 1.8V level

page20:move WOR_N from GPP_D18 to GPP_C18 due to GPP_D power rail changed to 1.8V level

page20:remove net KERNEL_DBG_N in PCH side ,EC F/W can control by itself.

page21:remove CB7 ,CB8 0402 and add C3347 C3348 0201 for better USB3.1 Gen2 RX margin

page21:change CB9 ,CB10 from 0.1uF to R5361 R5362 0R for tyep-c device compatible.

page22:change U1.AN24 power rail from +3V3_S5 to +VCCPRIM_1P8 for CNVi

page24:change R248 33R->56R2_1% ,R4998 33R->150R_1% to fix overshoot fail

page24:add J18 SPI SOCKET

page30:change panel power enable circuit and add TH11 FUSE to fix combustion fail

page30:change C1040 10uF to 4.7uF,add R1169 1K,nopop C1046 1uF to fix Innolux panel rising and falling time fail.

page34:add TH13 FUSE to fix combustion fail

page34:change stand-off into 階梯式 to fasten device easy for Lenovo requirement

page35:change stand-off into 階梯式 to fasten device easy for Lenovo requirement

page39:change C3298,C3299,C3301,C3300 from 0.1uF to 0.33uF and R5147,R5148,R5150,R5149 from 0R to C3302,C3303,C3304,C33050.1uF for type-c device compatible.

page39:reserve D152 ,D153,C3308,C3309 for ESD

page39:change P11 from 15U to 30U for Lenovo USB TYPE-C spec. requirement

page40: remove reserve L45 CMC ,R492 R494 0R for better JTOL.

page43:change U1 pin 10 and R515 PU voltage from +3V_S5 to +3v3_S5 due to typo.

page44:nopop R529 10K and pop R5357 100K to avoid to trigger CLKREQ_N when LAN is disabled.

page47:add C3313 1UF to fix +3V3_MM_1 -5% GB fail

page48:remove CE1 and add C3310 10UF for Cap. life

page50:reserve SW4,SW5 for second source

page57:nopop R5197,pop R5200 4K7 due to none OBFF design

page57:change R5120 left net from PLTRST_N to GPU_RST_N to fix DP out no display issue

page57:nopop R5042 47K confirmed from AMD if unused

page57:nopop R5049 ,C3156,R5050 due to GPIO_6 no support OCP_L

page59:add R901 0R->2K,R899 1K->20K ,pop C3312 0.47UF to fix +3V3_GPU_S0 slew rate fail

page59:nopop Q482,R5216,R5217,C3248 ,D145 for GPU timing fine-tune

page59:add C3307 10UF to fix +3V3_GPU_S0 drop

page60:change L250 footprint from TRIO to MAG.LAYERS for avoiding components interference

page63:nopop Q485 ,R5348 and pop U112,R1284,C2138 to fix "enter and exit S3 quickly fail issue"

page64:change R5239 PU from +5V_S0 to +5V_S5 for MS.

page64:change R1019 from 33k2 to 20k to fix L57 thermal test fail.

page66:change CE67 from 2000hr to 5000hr for cap. life.

page68:change R3350 PU from +5V_S0 to +5V_S5 and R3360 PU from +3V3_S0 to +5V_S0 to fix +VCCSA_CPU_S0 glitch

page69:change R4939 from 7K87_1% to 8K06_1% to fine-tune nominal value for +0V95_CPU_VCCIO_S0

page69:add CE24 560uF to fix tranient Vpeak fail


page70:change L61 footprint from TRIO to MAG.LAYERS for avoiding components interference

page70:change R1101 from 2k8_1% to 4k12_1% to fix inrush current fail

page74:change R5214 PU high from +5V_MM to +3V3_S5 and add C3320 1UF for MOW WW43 update VBUS sequence timing

V0.3 to V1.0 CHAGNE LIST

page38:nopop C3369 ,C3370 and change C3357 from 0.1uF to 0.033uF for timing fine-tune to avoid protection too late

 Universal Scientific Industrial Co., Ltd.			
TITLE: M920z/M828z		REV: V1.0	
CHANGE LISTS V0.2 TO V0.3			
<Doc>			
Document Number :			
Prepared by : KERRY HUANG			
SIZE: A3	Date: Tuesday, April 10, 2018	PAGE: 99 of 99	